

TPD2E2U06-Q1 Automotive Dual-Channel High-Speed ESD Protection Device


1 Features

- AEC-Q101 Qualified
- IEC 61000-4-2 Level 4
 - ±25-kV (Contact Discharge)
 - ±30-kV (Air-gap Discharge)
- IO Capacitance 1.5 pF (Typ)
- DC Breakdown Voltage 6.5 V (Min)
- Ultra-Low Leakage Current 10 nA (Max)
- Low ESD Clamping Voltage
- Industrial Temperature Range: –40°C to +125°C
- Small Easy-to-Route DBZ Package

2 Applications

- Automotive Infotainment
- Automotive Gauge Clusters

4 Simplified Schematic



3 Description

The TPD2E2U06-Q1 is a Transient Voltage Suppressor (TVS) Electrostatic Discharge (ESD) protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, Antenna, and I²C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD2E2U06-Q1	SOT23 (3)	2.90 mm x 1.30 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Table of Contents

1 Features	1	8.2 Functional Block Diagram	7
2 Applications	1	8.3 Feature Description	7
3 Description	1	8.4 Device Functional Modes	8
4 Simplified Schematic	1	9 Application and Implementation	9
5 Revision History	2	9.1 Application Information	9
6 Pin Configuration and Functions	3	9.2 Typical Application	9
7 Specifications	3	10 Power Supply Recommendations	11
7.1 Absolute Maximum Ratings	3	11 Layout	11
7.2 ESD Ratings	3	11.1 Layout Guidelines	11
7.3 Recommended Operating Conditions	3	11.2 Layout Example	11
7.4 Thermal Information	4	12 Device and Documentation Support	12
7.5 Electrical Characteristics	4	12.1 Trademarks	12
7.6 Typical Characteristics	5	12.2 Electrostatic Discharge Caution	12
8 Detailed Description	7	12.3 Glossary	12
8.1 Overview	7	13 Mechanical, Packaging, and Orderable Information	12

5 Revision History


Changes from Revision A (December 2014) to Revision B Page

- Added temperature specification to V_{BR} TEST CONDITIONS. **4**

Changes from Original (December 2014) to Revision A Page

- Initial release of full document. **1**

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
IO1	1	I/O	The IO1 and IO2 pins are an ESD protected channel. Connect these pins to the data line as close to the connector as possible.
IO2	2	I/O	
GND	3	G	The GND (ground) pin is connected to ground.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
I_{PP} Peak pulse current ($t_p = 8/20 \mu s$)		5.5 ⁽¹⁾	A
P_{PP} Peak pulse power ($t_p = 8/20 \mu s$)		75 ⁽¹⁾	W
T_J Junction temperature	-40	125	°C
T_S Storage temperature	-65	150	°C

(1) Measured at 25°C.

7.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per AEC Q101-001, all pins ⁽¹⁾	±10000
	Charged device model (CDM), per AEC Q101-005, all pins	±1000
	IEC 61000-4-2 Contact	±25000
	IEC 61000-4-2 Air Gap	±30000

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V_{IO} Input Pin Voltage	0		5.5	V
T_A Operating Free Air Temperature	-40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPD2E2U06-Q1	UNIT
		DBZ	
		3 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	439.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	194.9	
R _{θJB}	Junction-to-board thermal resistance	173.9	
ψ _{JT}	Junction-to-top characterization parameter	53.7	
ψ _{JB}	Junction-to-board characterization parameter	172.0	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, .

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} < 10 μA			5.5	V
V _{CLAMP}	IO to GND	I _{PP} = 1 A, TLP ⁽¹⁾⁽²⁾		9.7		V
		I _{PP} = 5 A, TLP ⁽¹⁾⁽²⁾		12.4		
	GND to IO	I _{PP} = 1 A, TLP ⁽¹⁾⁽²⁾		1.9		
		I _{PP} = 5 A, TLP ⁽¹⁾⁽²⁾		4		
R _{DYN}	Dynamic resistance	IO to GND ⁽³⁾⁽²⁾		0.6		Ω
		GND to IO ⁽³⁾⁽²⁾		0.4		
C _L	Line capacitance	f = 1 MHz, V _{BIAS} = 2.5 V ⁽²⁾		1.5	1.9	pF
C _{CROSS}	Channel-to-channel input capacitance	Pin 3 = 0 V, f = 1 MHz, V _{BIAS} = 2.5 V, between channel pins ⁽²⁾		0.02	0.03	pF
Δ _{CL}	Variation of channel input capacitance	Pin 3 = 0 V, f = 1 MHz, V _{BIAS} = 2.5 V, Pin 1 to GND – Pin 2 to GND ⁽²⁾		0.03	0.1	pF
V _{BR}	Break-down voltage	I _{IO} = 1 mA ⁽²⁾	6.5		8.5	V
I _{LEAK}	Leakage current	V _{IO} = 2.5 V		1	10	nA

(1) Transmission Line Pulse with 10-ns rise time, 100-ns width.

(2) Measured at 25°C.

(3) Extraction of R_{DYN} Using least squares fit of TLP characteristics between I = 20 A and I = 30 A.

7.6 Typical Characteristics

Measured at $T_A = 25^\circ\text{C}$ unless otherwise specified




Figure 1. TLP, Data to GND




Figure 2. TLP, GND to Data




Figure 3. IEC 61000-4-2 Clamping Voltage, +8 kV Contact




Figure 4. IEC 61000-4-2 Clamping Voltage, -8 kV Contact




Figure 5. IV Curve, $T_A = 25^\circ\text{C}$






Figure 6. I_{LEAK} vs Temperature, $V_{\text{IN}} = 2.5 \text{ V}$

Typical Characteristics (continued)

Measured at $T_A = 25^\circ\text{C}$ unless otherwise specified



**Figure 7. Capacitance Across V_{BIAS}
 $f = 1\text{ MHz}$**



**Figure 8. Surge Curve ($t_p = 8/20\ \mu\text{s}$)
IO TO GND**





Figure 9. Insertion Loss

8 Detailed Description

8.1 Overview

The TPD2E2U06-Q1 is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, Antenna, and I²C.

8.2 Functional Block Diagram



8.3 Feature Description

The TPD2E2U06-Q1 is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, Antenna, and I²C.

8.3.1 AEC-Q101 Qualified

This device is qualified to AEC-Q101 standards. It passes HBM H3B (± 8 kV) and CDM C5 (± 1 kV) ESD ratings and is qualified to operate from -40°C to 125°C .

8.3.2 IEC 61000-4-2 Level 4

The I/O pins can withstand ESD events up to ± 25 -kV contact and ± 30 -kV air. An ESD/surge clamp diverts the current to ground.

8.3.3 IO Capacitance

The capacitance between each I/O pin to ground is 1.5 pF. These capacitances support data rates in excess of 1.5 Gbps.

8.3.4 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of 6.5 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of 5.5 V.

8.3.5 Ultra-Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (Max) with a bias of 2.5 V.

8.3.6 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 9.7 V ($I_{PP} = 1$ A).

8.3.7 Industrial Temperature Range

This device is designed to operate from -40°C to 125°C .

Feature Description (continued)

8.3.8 Small Easy-to-Route Package

The layout of this device makes it simple and easy to add protection to an existing layout. The package offers flow-through routing, requiring minimal modification to an existing layout.

8.4 Device Functional Modes

TPD2E2U06-Q1 is a passive integrated circuit that triggers when voltages are above V_{BR} or below the lower diodes V_f (-0.6 V). During ESD events, voltages as high as ± 30 kV (air) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below the trigger levels of TPD2E2U06-Q1 (usually within 10's of nano-seconds) the device reverts to passive.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

TPD2E2U06-Q1 is a diode type TVS which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage, V_{CLAMP} , to a safe level for the protected IC.

9.2 Typical Application




Figure 10. Typical USB Application Diagram

9.2.1 Design Requirements

For this design example, one TPD2E2U06-Q1 device will be used in a USB 2.0 application. This will provide complete port protection.

Given the USB 2.0 application, the following parameters are known.

DESIGN PARAMETER	VALUE
Signal range on Pins 1 or 2	0 V to 3.3 V
Operating Frequency	240 MHz

9.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer needs to know the following:

- Signal range of all the protected lines
- Operating frequency

TPD2E2U06-Q1

SLLSEJ9B – DECEMBER 2014 – REVISED DECEMBER 2014

www.ti.com
9.2.2.1 Signal Range

The TPD2E2U06-Q1 has 2 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 2 I/O channels will protect which signal lines. Any I/O will support a signal range of 0 to 5.5 V.

9.2.2.2 Operating Frequency

The TPD2E2U06-Q1 has a capacitance of 1.5 pF (Typ), supporting USB 2.0 data rates.


9.2.3 Application Curves


Figure 11. Insertion Loss Graph

10 Power Supply Recommendations

This device is a passive ESD protection device and there is no need to power it. Care should be taken to make sure that the maximum voltage specifications for each line are not violated.

11 Layout

11.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

11.2 Layout Example

This application is typical of a differential data pair application, such as USB 2.0.




Figure 12. Routing with DBZ Package

12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD2E2U06QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	22U6Q	Samples
TPD2E2U06QDCKRQ1	PREVIEW	SC70	DCK	3	3000	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPD2E2U06-Q1 :

- Catalog: [TPD2E2U06](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2E2U06QDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2E2U06QDBZRQ1	SOT-23	DBZ	3	3000	223.0	270.0	35.0

DBZ (R-PDSO-G3)


PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Lead dimensions are inclusive of plating.
 - D. Body dimensions are exclusive of mold flash and protrusion. Mold flash and protrusion not to exceed 0.25 per side.
 - $\triangle E$ Falls within JEDEC TO-236 variation AB, except minimum foot length.

DBZ (R-PDSO-G3)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com